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ABSTRACT
Moore’s law continues to drive the semiconductor industry to create smaller transistors and
improve device performance. Smaller transistors require shallower junctions, especially for the
non-planar geometries such as FinFETs and nanowires which are becoming more common.
Conventional doping techniques such as ion implantation and spin-on diffusants have difficulty
producing shallow junctions, especially for conformal doping of non-planar structures. Molecular
monolayer doping (MLD) is presented as an alternative doping method with the capability to
produce ultra-shallow junctions with low sheet resistances for planar and non-planar structures.
MLD relies on the formation of a self-assembled monolayer of a dopant-containing compound
which is annealed to diffuse dopants into the substrate, forming an ultra-shallow junction with
a high surface concentration. This work fabricates and characterizes field effect devices using
MLD to dope the source and drain regions.
To support this goal, a low-cost reaction chamber for MLD is developed using materials that are
commonly found in chemistry stockrooms and local home goods stores. The results of the MLD
process are quantified using four point probe measurements and SIMS profiles, with diffused
layers measured to have sheet resistances on the order of 1000 Ω/ and surface concentrations
on the order of 1020 cm-3 . MLD is demonstrated to be patternable using SiO2 as a masking
layer, verified with four point probe measurements, electrical testing, and thin oxide growth over
a wafer with heavily doped and lightly doped areas to reproduce the original doping pattern.
A fabrication process and mask design compatible with the MLD process is created to fabricate NMOSFETs. The NMOSFETs are electrically tested and show field effect behavior with
threshold voltages around -0.3 V and subthreshold swing of 150 mV/dec. The devices do show
high series resistance, due to an unintended 13.1 Å interfacial layer of SiO2 in the contact cuts,
discovered by STEM images. Future work proposes process revisions to mitigate this issue and
scale down the size of the FETs to further explore MLD’s potential for creating cutting edge
field effect devices.
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1. INTRODUCTION
As semiconductor devices continue to shrink to follow Moore’s Law, their fabrication and design has evolved. Planar metal oxide semiconductor field effect transistors (MOSFETs) have
evolved into three-dimensional structures like FinFETs, and novel nanostructure devices including nanowires are being explored to continue to drive the trend.
A key step in the fabrication process of field effect devices is doping. Doping introduces desirable
impurities (called dopants) into the semiconductor to change its electrical behavior. Introducing
dopants creates a junction between p-type and n-type regions, which is a critical component of
field effect devices. Field effect devices such as an NMOSFET operate by applying a voltage to
a gate electrode, which inverts the underlying p-type channel and allows current to flow between
the two n-type source and drain regions on either side of the gate (or n-type channel and p-type
source drains for a PMOSFET).
As transistors continue to shrink, junction depths are also required to decrease. Conventional
doping methods such as ion implantation struggle to create shallow junctions while having a
low sheet resistance, which is key to improving device performance. The ability of many doping
techniques and anneal types to create shallow junctions is plotted in Figure 1.1.

Figure 1.1. Comparison of doping techniques and the sheet resistances and junction depths they are
capable of producing.1, 2

1

In this figure, junction depth is defined as when the dopant concentration falls to 1 · 1018
cm-3 . This definition is common for works involving ultra-shallow junctions3, 4 because the
concentration is similar to typical n- or p-well concentration where an ultra-shallow junction
would be formed. Other conventional techniques produce shallow junctions, but also high sheet
resistances. High sheet resistances impede current flow and thus lead to poor device performance.
In this work, molecular monolayer doping (MLD) with a rapid thermal anneal is explored as a
method to form ultra-shallow junctions with lower sheet resistances.
1.1 Molecular Monolayer Doping (MLD)
Molecular monolayer doping (MLD) provides an alternative to conventional doping techniques,
providing an efficient method to create ultra-shallow junctions with high doping concentrations.
MLD relies on the formation of a self-assembled monolayer of a dopant-containing compound
on silicon. This monolayer acts as a source of dopants for diffusion, and a rapid thermal anneal
diffuses the dopants into the silicon to form an ultra-shallow junction with a high surface concentration.
The MLD process starts with a silicon sample with a hydrogen-terminated surface. The sample is immersed in a solution of a dopant-containing compound and a solvent for 2 hours at
120◦ C. In this time, the dopant-containing compound attaches to the surface at the Si-H bond
sites. After the sample is removed from the solution, a capping oxide is deposited, and then the
sample is annealed using a rapid thermal process. This anneal drives in the dopants, forming
the ultra-shallow junction. The capping oxide is etched away and now the diffused layer can be
characterized or further processing can be done. This process is illustrated in Figure 1.2.

2

Figure 1.2. The monolayer doping process, where the X represents the dopant-containing compound.

MLD is an ideal candidates for applications which require conformally doped ultra-shallow
junction with high surface concentrations. This is relevant in the integrated circuit industry for
doping increasingly small FETs, including FinFETs. It can also be used to dope other novel
non-planar devices, including nanowire based devices.5 MLD can also be used for solar cell
applications as a selective emitter.1
1.2 MLD in Literature
Molecular monolayer doping (MLD) was pioneered by Ho et al. at University of California at
Berkeley in 2008.5 Their work focuses on the formation of ultra-shallow diffused layers of boron
and phosphorus, and the ability to conformally dope nanostructures with this method. To create
the phosphorus monolayers, Ho et al. uses diethyl propylphosphonate (DPP) and trioctylphosphine oxide (TOP). The diffused layers are studied using sheet resistance measurements and
secondary ion mass spectrometry (SIMS) profiles. Figure 1.3 plots sheet resistance of a diffused
layer fabricated with DPP as a function of anneal time and temperature, with an inset showing
a SIMS profile.

3

Figure 1.3. Sheet resistance measured as a function of anneal time and temperature for DPP doped
samples, inset shows SIMS profile.5

Sheet resistance is an electrically measured parameter that is related to doping concentrations
(further explored in Section 2). It is typically used to quantify doping results without destructive
sample testing, like SIMS. Lower sheet resistances indicate higher doping concentrations. This
plot indicates that by increasing anneal temperature, sheet resistance decreases. Increasing
anneal time also decreases the sheet resistance, but there is little incremental gain beyond
about 100 seconds. The SIMS profile also confirms that the process creates a high surface
concentration of phosphorus and a shallow junction depth.
Ho et al. also demonstrate that Si nanowires can be doped with MLD to create resistors. The
device structure and current-voltage (I-V) characteristics are shown in Figure 1.4.

4

Figure 1.4. (a) Schematic of MLD-doped Si nanowire resistors. (b) Current vs. voltage of MLD-doped
and undoped Si nanowire resistors.5

The undoped nanowire produces negligible current as the voltage is changed. Both the DPP and
TOP doped nanowires produce current as the voltage is changed, but the DPP doped nanowire
produces the most resistor-like I-V characteristic (linear increase in current as voltage increases).
This indicates that DPP can be used to conformally dope nanostructures to create good quality
electrical devices.
Ye et al. propose that by using a ratio of dopant-containing compounds and similarly structured
compounds that do not contain the dopant atom, the doping concentration can be tuned.6 For
n-type doping, this work uses diethyl vinylphosphonate (DVP) mixed with 1-undecene (has a
vinyl group like DVP). Different fractions of DVP were used in solutions to dope samples, and
SIMS profiles were collected. This is plotted in Figure 1.5.

5

Figure 1.5. SIMS profile of DVP-doped samples with different fractions of DVP in the solution.6 Black,
red, blue, magenta, and green lines correspond to 100%, 10%, 3%, 1%, and 0.1% fraction of DVP
(curve with highest concentration is black, and concentrations decrease in order listed to green with
the lowest concentration).

As the fraction of DVP increases in the solution, the surface concentration decreases. This
relationship allows for the tuning of doping profiles. A different fraction of DVP and anneal
time can be selected to control the surface concentration and junction depth.
1.3 Previous Work on MLD at RIT
Previously at RIT, N+P diodes have been fabricated using MLD.1, 2 Tapriya and Novak1, 2, 7
developed the MLD process used in this work. The MLD process was adapted from the work
of Ho et al.,5 and then some changes were made to improve results.
An anneal temperature and time study was conducted by Tapriya,1 similar to the work of Ho
et al. shown in Figure 1.3. This study is shown in Figure 1.6.

6

Figure 1.6. Sheet resistance measured as a function of anneal time and temperature for DPP doped
samples at RIT.1

The results are similar to those shown in Figure 1.3. An anneal temperature of 1000◦ C is chosen
because it produces a lower sheet resistance than 900◦ C and is similar to the sheet resistance
at 1100◦ C. An anneal time of 300 seconds is also chosen because it produces the lowest sheet
resistance at that temperature.
Tapriya developed a fabrication process for N+P diodes. The process flow to fabricate the
diodes is shown in Figure 1.7.

Figure 1.7. Process flow to fabricate N+P diodes using MLD.1, 2

7

This process begins with the MLD process on a bare wafer (with the backside protected). The
devices are then isolated from each other using a mesa etch process. Insulating oxide is deposited
and patterned to form the contact cuts. Nickel is deposited and annealed to form nickel silicide
in the contact cuts. The unreacted nickel is etched away, then aluminum is deposited and
patterned on the front side to create electrical contacts. Aluminum is also deposited on the
back side to create a contact to the p-type substrate.
The process relies on a mesa etch to isolate the devices. This ensures that the devices will be
isolated, but can be difficult to integrate into processes that rely on device isolation by patterning
a masking layer, such as silicon dioxide.
These diodes were electrically characterized; current density vs. voltage is plotted and compared
to the unified diode model in Figure 1.8.

Figure 1.8. J-V characteristics of an N+P diode fabricated with MLD compared to unified diode model.1

The measured J-V characteristic closely matches the unified diode model across most voltages.
This indicates good diode behavior, demonstrating that MLD can be used to dope devices and
produce good electrical behavior.
8

1.4 Scope of This Work
In this work, MLD will be used to fabricate and characterize field effect devices. To support
this goal, there are several objectives that will be met.
The first objective is to design a reaction chamber to hold the MLD solution for 6”wafers.
Tapriya and Novak’s previously designed chamber began to be unable to meet some of the key
requirements for the reaction chamber. A second reaction chamber was designed but also ultimately failed to meet the requirements. A third reaction chamber was designed, and this setup
met the requirements and successfully doped samples. This is discussed further in Section 4.
The second objective is to characterize the MLD process for two different dopant-containing
compounds, diethyl propylphosphonate (DPP) and diethyl vinylphosphonate (DVP). Sheet resistance measurements will be used to compare with previous results and literature. SIMS
measurements will also be taken to determine peak concentration and junction depth. This is
discussed further in Section 5.
The third objective is to demonstrate that MLD is patternable using silicon dioxide (SiO2 ) as
a masking layer. To verify that the doping results are similar to bulk-doped samples, sheet
resistance measurements will be taken and compared. To verify that neighboring regions are
isolated and MLD does not diffuse under the masking layer, neighboring regions will be electrically tested to confirm that current does not flow between them. To verify that features
are completely doped, thin oxide is thermally grown over a patterned wafer after the masking
layer has been removed so that the pattern will re-emerge in the heavily doped regions. This is
discussed further in Section 6.
The fourth objective is to design the NMOSFET fabrication process. The MLD process does
place some constraints on the process design, so these constraints must be considered in each
step of the process. Materials and the tools used to deposit and etch those materials must be
chosen. The order of material deposition and etch must be chosen to create the desired device
geometry and material stacks. Mask levels must also be designed to support the design process.

9

This is discussed further in Section 7.
The fifth objective is to characterize the fabricated NMOSFETs. This involves electrical characterization, analyzing current-voltage characteristics and comparing to model results. Transmission electron microscopy and scanning electron microscopy are also used to analyze the devices
and provide some insight for failure analysis. This will be discussed further in Sections 8 and 9.
2. DOPING SEMICONDUCTOR DEVICES
Doping is the process of introducing impurities into a semiconductor to change its electrical
properties. In this section, aspects of silicon doping are examined, including the structure of
silicon, typical dopants, typical doping profiles, and sheet resistance as doping quantification.
Next, other conventional doping techniques are described and compared to MLD.
2.1 Doping Silicon
Silicon used for semiconductor devices is a crystalline material. The crystal has a cubic unit cell
with lattice constant a = 5.43 Å.8 Silicon’s unit cell is a “diamond” structure which consists of
8 atoms. Silicon wafers are oriented such that specific planes are parallel to the surface of the
wafer. In this work, we are interested in the (100) plane, which is illustrated in Figure 2.1.

Figure 2.1. Crystal structure of silicon showing unit cell with location of (100) plane, and diagram of
atomic spacing on (100) plane.8

The spacing between neighboring parallel (100) planes is 1.36 Å. The distance between neighboring atoms on the same plane is 3.84 Å. The atomic density of (100) silicon is 6.78 · 1014
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cm-2 .8 For the purposes of MLD, the distance between nearest neighbors and atomic density are
important because they determine the maximum amount of bond sites for the dopant-containing
compound to attach to, which limits the total dose.
Silicon is doped by introducing impurities with different electrical properties, called dopants.
Silicon, as a Group IV element, has 4 valence electrons, and dopants have one more or one less
valence electron than silicon. N-type dopants are from Group V and have five valence electrons;
they are also called donors because they have one electron to donate as a carrier. Typical n-type
dopants are phosphorus and arsenic. P-type dopants are from Group III and have 3 valence
electrons; they are also called acceptors because they can accept one extra electron (this vacancy is also called a hole). Typical p-type dopants are boron and aluminum. Dopants can be
introduced into silicon in many different ways, and some of these techniques are discussed in
Section 2.2.
Silicon doping is defined by the concentration of dopants in a region. An n-type region has a
majority of n-type dopants, and a p-type region has a majority of p-type dopants. The interface
between a p-type and n-type region is called a junction. At the junction, the concentration of
p-type and n-type dopants are equal. Doping techniques generally introduce a high concentration of dopants at the surface of the silicon wafer and then diffuse the dopants further into the
silicon to create a junction at a specific depth.
Diffusion of dopants is governed by the D·t product of the diffusion constant, D, and diffusion
time, t. D is temperature dependent, increasing as temperature increases. Therefore, the D·t
product increases as time and temperature increase. D for phosphorus at 1000◦ C is approximately 2.6 · 10-14 cm2 /sec.1 Typical doping profiles for constant and limited source diffusions
of dopants are shown in Figure 2.2.
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Figure 2.2. Doping profiles from (a) constant source diffusion, (b) limited source diffusion.9

Constant source diffusions have a constant surface concentration and a junction depth dependent
on the D·t product. Higher D·t products increase the depth. These can be modeled with a
complementary error function (erfc) distribution.9 For limited source diffusions, the surface
concentration and the depth is dependent on the D·t product. Higher D·t products increase the
junction depth and decrease the surface concentration. These can be modeled with a Gaussian
distribution,9 and are appropriate for modeling MLD dopant diffusion.
Determining the exact doping profile of a sample requires destructive testing. Secondary ion
mass spectrometry (SIMS) and spreading resistance profiling (SRP) can be used to create plots
of doping concentration vs. depth, but both techniques require removing layers of the sample
to determine the concentration at depths below the surface.
To quantify doping in a non-destructive way, sheet resistance can be measured. Sheet resistance
can be measured on a sample using a four point probe, where the resistance can be calculated
based on current and voltage. This technique is discussed further in Section 5.
Sheet resistance is defined as resistivity divided by thickness. The resistivity of a material is
related to the doping concentration. The relationship between sheet resistance, resistivity, and
doping concentration is shown in Equation 2.1.9
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RS =

ρavg
1
= R xj
xj
0 qµN (x)dx

(2.1)

This relationship has been modeled for a representative set of background concentrations, generating what is known as Irvin’s curves. Irvin’s curves for an n-type gaussian modeled diffusion
is shown in Figure 2.3 (a). Solid solubility of different dopants in silicon is also shown in Figure
2.3 (b).

Figure 2.3. (a) Irvin curve for n-type gaussian diffusion; if three of four quantities (surface concentration,
background concentration, sheet resistance, junction depth), the fourth parameter can be found.9 (b)
Solid solubility limit of dopants in silicon.9

With Irvin’s curves, only three of the four quantities modeled needs to be known to calculate
the fourth. The four quantities are surface concentration, background concentration, sheet
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resistance, and junction depth; if three are known, the appropriate value of the fourth can be
read from the graph. This can be useful if some quantities cannot be measured directly. Solid
solubility of a dopant in silicon is the limiting concentration of the dopant that silicon can absorb.
Phosphorus has a solid solubility limit of approximatly 9 · 1020 cm-3 at 1000◦ C.9 The electrically
active component of phosphorus at this temperature is about 25%. MLD is a solid-solubility
limited diffusion source, so the surface concentrations will be on the order of the solid-solubility
limit, however not all of the dopant may be electrically active at those concentrations.
2.2 Comparison of Doping Techniques
There are several common doping techniques currently used in industry and research labs. Ion
implantation and plasma immersion implantation both use electric fields to accelerate dopant
ions towards the surface. Spin-on diffusants use a dopant-rich film as a constant diffusion source
of dopants. Rapid thermal proximity doping also utilizes diffusion, but a sacrificial wafer is
coated with spin-on diffusant to act as the dopant source. These doping techniques will be
described in the following sections, and their advantages and disadvantages will be discussed.
2.2.1 Ion Implantation
Ion implantation uses a series of electric and magnetic fields to create a focused beam of ions
that can dope a wafer. A schematic of a typical ion implantation tool is shown in Figure 2.4.
First, a gas containing the desired dopant (arsine, AsH3 , phosphine, PH3 , boron trifluoride, BF3 )
is ionized by applying a large voltage (25 kV).10 Next, the ions are passed through a magnetic
field, deflecting the beam by 90◦ . The magnetic field is adjusted such that only ions with the
mass of the selected species will deflect exactly 90◦ and pass through the filter - heavier and
lighter ions will deflect more or less than 90◦ . The filtered ion beam is now accelerated and
focused using electric fields to set the correct implant energy and dose.
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Figure 2.4. Diagram of an ion implantation tool.11

Ion implantation has been an industry standard for many years, and thus is well studied and
widely used. Using multiple electric and magnetic fields to tune the implantation process allows
for a precise and repeatable process of doping wafers. The implant process also allows for a high
throughput, requiring about 25 seconds for a typical dose.10
Ion implantation, however, is not without disadvantages. Shallow junctions are difficult to create and doping non-planar geometries can require multiple angled implants. The process also
damages the crystal structure at the surfaces of the wafer, which cannot be reversed completely
by post-implantation annealing,10 which has a greater effect on devices requiring shallow junctions. The gases used to generate the ion beam are generally toxic (arsine, phosphine, etc.).
The tools are also expensive, making them usually inaccessible for start-up companies and most
research labs.
2.2.2 Plasma Immersion Implantation
Plasma immersion implantation is a doping technique which uses a plasma source to provide
dopant ions that are accelerated towards the wafer surface by an electric field.12 A schematic
of a plasma immersion implantation tool and the doping process is illustrated in Figure 2.5.
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A plasma is generated by ionizing a gas that contains the desired dopant (e.g. AsH3 , BF3 ,
PH3 etc.), forming positive dopant ions. The wafer is negatively biased, repelling electrons
and creating an electric field. This electric field attracts the positive ions from the plasma,
accelerating them towards the wafer and implanting them in the surface.

Figure 2.5. a) Diagram of a plasma doping tool. b) Plasma formation sequence.12

The electric field draws ions towards the wafer from all angles - any part of the surface that
is not directly contacting the biasing electrode can be implanted. This allows for non-planar
geometries to be easily doped. It is also able to provide high doses (>1016 /cm2 ·s) at a range of
implant energies (from 1 to 100keV).12 The applied bias can also be a pulsed AC signal instead
of a DC bias, which minimally charges the substrates, allowing glass-based substrates to be
processed. The tool is also less expensive than an ion implanter, and can be used for plasma
enhanced chemical vapor deposition (PECVD) or plasma etching processes as well.
Plasma immersion implantation, however, has disadvantages as well. Unlike ion implantation,
there is no mass analysis of the plasma, so there is less control of what species are implanted.
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It is also difficult to quantify the dose during the process run;12 it must be characterized after
the implantation. The gases used to generated the plasma are the same as ion implantation, so
there is a similar concern about their toxicity. Also, the cost of a plasma immersion implantation
tool, while less than an ion implantation tool, is still a large cost for small companies or research
labs.
2.2.3 Spin-on Diffusants
Spin-on diffusants use a film as a constant diffusion source of dopants to dope a wafer.13 The film
is deposited via spin coating, a process that is illustrated in Figure 2.6. The spin-on diffusant is a
solution that contains the desired dopant mixed with solvents and silicon dioxide. The resulting
doping concentrations and doping profiles are affected by the concentration of the dopant in
the solution.13 The spin-on dopant solution is deposited onto a wafer, which is then spun at a
high speed to spread the solution evenly across the wafer into a film. The wafer is then baked,
evaporating the solvents to solidify the silicon dioxide-based film.

Figure 2.6. Illustration of spin coating process.14

Once the film has solidified, the wafer is placed in a diffusion furnace to diffuse the dopants.
The diffusion conditions (time, temperature) also affect the final doping profile.13 The ability
to tune the solution concentration, diffusion time, and diffusion temperature allows for a wide
range of doping profiles to be created. Non-planar geometries can easily be doped as long as
the spin coating process is able to even coat the structures. Also, many wafers can be diffused
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at once to create a higher throughput process.
Spin-on diffusants also have drawbacks. The glassy spin-on film can be difficult to remove after
processing, leaving behind residues.1 It is also a high temperature process which is not suitable
for all substrates (e.g. silicon-on-insulator) or processes that have limited thermal budget.
Shallow junctions are also difficult to create with spin-on diffusants.1
2.2.4 Rapid Thermal Proximity Doping
Rapid thermal proximity doping is a similar technique to using spin-on diffusants. A sacrificial
wafer is coated with a spin-on diffusant. The sacrificial wafer is then placed in in proximity to
the wafer needing to be doped, and both are heated in a rapid thermal processer.15 Dopants
diffuse from the sacrificial wafer to the other wafer, creating a doping profile. This process is
illustrated in Figure 2.7.

Figure 2.7. Illustration of rapid thermal proximity doping.15

Rapid thermal proximity doping shares many of the same advantages as spin-on diffusants. The
diffusion time, temperature, and spin-on diffusant concentration can be tuned to create a wide
variety of doping profiles. Also, by using a sacrificial wafer as the source, the disadvantages of
removing the glassy skin of a spin-on diffusant is eliminated. The diffusion-based process also
dopes non-planar structures without needing to consider if the structures can be evenly coated
with a spin-on film.
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Similar to spin-on diffusants, this is a high temperature process, which limits its applications.
It also requires the use of sacrificial wafers, which can be costly and reduce throughput.
2.2.5 Comparison to MLD
Monolayer doping has several advantages over each of these techniques. MLD is designed for
creating doping profiles with high concentrations and shallow junctions. It can create these doping profiles without any additional process considerations, unlike any of the other techniques.
MLD is also able to conformally dope samples, since the monolayer will form wherever Si-H
bond sites are available. Ion implantation and spin-on diffusants are unable to conformally dope
samples easily.
Surface damage is also mitigated by MLD. Ion implantation and plasma immersion ion implantation creates crystalline damage, which is not desirable for shallow junctions. Spin-on diffusants
can leave residues which can be difficult to remove and compromise device performance. MLD is
not susceptible to any of these issues. MLD also uses much less hazardous chemicals compared
to all the other techniques. The dopant-containing compounds and solvents are not toxic and
considered safe to handle.
MLD also does not require any specialized equipment to introduce the dopants to the susbtrate,
unlike all other techniques described. The development of a low-cost reaction chamber fabricated from commonly found materials is detailed in Section 4. The capping oxide in this work
is deposited via PECVD (since the tool was available), but it could be deposited as a spin-on
film to further decrease the cost.

3. MLD CHEMICALS AND PROCESS
This section examines how the MLD process creates the ultra-shallow junctions needed to support the rest of this work. Two dopant-containing compounds are used to create the n-type
diffused layers. The MLD process is also outlined in detail, including sample preparation, solution preparation, the reaction conditions, and sample cleaning, capping and annealing.
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3.1 Chemicals Used in MLD
Monolayer doping relies on a dopant-containing compound to form the self-assembled monolayer
that supplies the dopants which form the ultra-shallow junction. The chosen compound should
contain a dopant atom (e.g. phosphorus for p-type, boron for n-type) and be able to chemically
substitute with the hydrogen atoms at Si-H bond site to form a self-limiting and self-assembled
monolayer.5, 6 Compounds exist for both n- and p-type dopants,5 but this work explores n-type
dopant compounds only. The chosen compound can influence the resulting doping profile,5 since
the footprint of the molecule affects the density of the monolayer, and the monolayer density
directly corresponds to the dopant dose.
In this work, two n-type dopant-containing compounds are studied. Both contain a phosphorus
atom as the n-type dopant. Both are also similar in structure (differing by only one functional
group), and therefore have similar footprints of 0.1 nm2 .5
The molecular structures of both compounds are shown in Figure 3.1, modeled using Avogadro,
a free molecular editor and visualizer.

Figure 3.1. a) Diethyl propylphosphonate molecule. b) Diethyl vinylphosphonate molecule.

The first compound studied is diethyl 1-propylphosphonate (DPP), shown in Figure 3.1 a. DPP
has a boiling point of 94-96◦ C.16 The surface reaction that creates the self-assembled monolayer
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is not known,5 but it is presumed that the double bonded oxygens in the DPP molecules form
hydrogen bonds with the hydrogen-terminated surface.
The second compound studied is diethyl vinylphosphonate (DVP), shown in Figure 3.1 b. DVP
has a boiling point of 202◦ C.17 The surface reaction that allows for the self-assembled monolayer
to form is shown in Figure 3.2.

Figure 3.2. Proposed reaction mechanism of DVP with hydrogen-terminated silicon surface under applied heat and/or visible-light radiation.18

The vinyl group attached to a radical represents the DVP molecule. When the sample is heated
in the solution, the vinyl group interacts with the hydrogen-terminated surface and bonds. This
occurs as a chain reaction, forming islands that coalesce into the self-assembled monolayer.18
3.2 MLD Process
The process for monolayer doping used in this work was developed by Tapriya and Novak.1, 2, 7
The monolayer doping reaction is sensitive to oxygen,5 so the process is designed to provide a
deoxygenated environment for the reaction. An argon environment is used for solution preparation and monolayer-formation reaction. Any glassware that comes into contact with the solution
is flamed with a propane torch to remove any adsorbed water vapors.
3.2.1 Solution Preparation
The solution is prepared in a deoxygenated environment, in this case, a glove bag filled with
argon. All necessary materials (chemicals, graduated cylinder, Erlenmeyer flask, parafilm, and
pipettes) are placed in the glove bag and then the glove bag is sealed. The glove bag is filled
with argon, then a vacuum is used to evacuate the bag. This process is repeated three times in
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order to sufficiently deoxygenate the environment. The bag is filled with argon again to create
a workspace.
In the glove bag, the dopant-containing compound (DPP or DVP) is mixed with a solvent in a
1:25 volume to volume ratio in the Erlenmeyer flask. Typically, mesitylene or xylene is used as
the solvent. The lids of the chemical bottles are sealed with parafilm so that they can be stored
outside of the argon environment.
After the solution is mixed, it is removed from the glove bag. The solution is not vulnerable
to the oxygen in the ambient because the solution is capped with argon, which is heavier than
ambient air. The solution is sparged with argon for 15 minutes to ensure that the solution is
completely deoxygenated.
3.2.2 Sample Preparation
The samples doped via MLD are (100) silicon doped with the opposite dopant type as the MLD
dopant-containing compound. In this case, since DPP and DVP are both n-type dopants, the
silicon is doped with boron, a p-type dopant. The samples are wafers (4 or 6”) or cleaved pieces
of wafers (usually roughly 1 by 2 cm).
The samples are prepared in a cleanroom environment. Prior to the MLD reaction, the hydrogenterminated surface must be created on the samples. Hydrogen-terminated silicon can be created
by immersing the sample in a solution containing hydrofluoric acid (HF). A solution of 10:1
buffered oxide etch (BOE) is used as the HF-containing solution. BOE is a mixture of 40%
ammonium fluoride (NH4 F):49% hydrofluoric acid (HF). In the 10:1 BOE solution, the HF
percent is 4.4-4.7%.19 The sample is immersed in the 10:1 BOE solution for 15 seconds.
After the sample has been immersed in the BOE solution, the sample is rinsed in deionized (DI)
water for 5 min. The wafer samples are dried using a spin-rinse-dryer (DI water and nitrogen
gas), and the piece samples are dried using a handheld nitrogen gun. The samples are then
placed in a wafer carrier or some other airtight container and transported to the chemistry lab
where the MLD reaction apparatus is operated.
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3.2.3 Reaction Conditions
The samples are doped in a reaction chamber designed for the MLD process. Depending on
the size of the sample, a different reaction chamber setup is used. Pieces are doped using a
setup with a test tube attached to a reflux condenser. Wafers are doped using a custom reaction
chamber. MLD reaction chambers and their designs are described in further detail in Section 4.
The reaction chamber is heated to 120◦ C, then the solution is poured in. The sample prepared
with a hydrogen-terminated surface is placed in the solution in the MLD reaction chamber. The
chamber is sealed, and the self-assembled monolayer reaction takes place for 2 hours. Argon is
flowed into the apparatus to ensure an oxygen-deficient environment.
After 2 hours, the sample is removed from the reaction chamber, which stops the reaction from
proceeding further. The sample is rinsed with toluene, acetone, methanol, and then DI water.
This series of increasing polarity solvents20 removes any unreacted solution before the sample is
transported back to the cleanroom environment for further processing.
3.2.4 Capping and Annealing
Next, a capping layer is deposited on the sample to stop the monolayer from decomposing in the
thermal anneal step.5 Silicon dioxide (SiO2 ) is deposited via plasma enhanced chemical vapor
deposition (PECVD). The precursor gases are tetraethyl orthosilicate (TEOS) and oxygen gas,
providing the silicon and oxygen, respectively, to create the SiO2 film. A 50 nm film is sufficient
to cap the monolayer.
After the sample has been capped, the sample undergoes a rapid thermal anneal. A rapid
thermal processor (RTP) is used to anneal the sample. The sample is annealed at 1000◦ C for 5
minutes under nitrogen.
The capping layer is etched away in 10:1 BOE (approximately 30 seconds). The doped layer
can now be characterized or further processing can be done.
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4. MLD EXPERIMENTAL SETUP
The MLD reaction chambers used in this work are designed to meet several requirements. They
must:
• Evenly heat solution, to promote equal reaction rate
• Internally condense solution, to recover solution
• Allow argon flow in/out, to deoxygenate the environment
• Completely immerse sample in solution, to ensure uniform monolayer formation
• Be fabricated from low-cost items easily obtainable from chemistry stockrooms or local
home goods stores
These requirements were applied to create reaction chambers for doping pieces and wafers. The
designs are detailed in the following sections.
4.1 MLD Reaction Chamber for Doping Pieces
The reaction chamber for doping pieces is a test tube attached to a reflux condenser. The test
tube is flushed with argon and then the solution is poured into the test tube. The sample piece
is placed in the test tube, then the test tube is attached to the reflux condenser which has DI
water and argon flowing in and out of it. The test tube is immersed in a beaker of mineral oil
such that the level of the solution in the test tube is at or below the level of the mineral oil in
the beaker. The beaker is placed on a hot plate heated to the appropriate process temperature.
The process temperature is measured with a thermometer in the mineral oil.
This design meets all five of the requirements, and was the initial design used to dope samples.
The reaction chambers designed for wafer doping are developed using this design as a starting
point.
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4.2 MLD Reaction Chamber for Doping Wafers
There are three design iterations of the MLD reaction chamber for doping wafers. The first was
designed by previous students Tapriya and Novak. The second was designed after failure of the
initial design, but failed to meet one of the key requirements. The third and final design meets
all the requirements and eliminates all the issues from the previous designs.
4.2.1 Tapriya and Novak’s Pressure Cooker Design, Version 1
Tapriya and Novak developed a reaction chamber for the MLD process whose design is shown
in Figure 4.1.1, 2 Their design comprised of a pressure cooker with a modified lid attached to a
reflux condenser. There were two modifications to the lid. First, the edge of the lid was coated
with silicone to promote a seal and keep out ambient air. Second, a 3D-printed fitting inserted
in the pressure outlet of the lid allowed the apparatus to be connected to the reflux condenser
used for the piece doping apparatus.

Figure 4.1. Previous design of MLD reaction chamber for 6”wafers.1, 7

To dope a 6”wafer, a Pyrex dish was placed in the pressure cooker. The chamber was flushed
with argon, then the solution was poured in the Pyrex dish. The wafer was placed device side
up on top of microscope slides in the dish. The lid was placed on the pressure cooker and
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sealed, and the reflux condenser was attached with argon and DI water flowing. To determine
the process temperature, a thermocouple was inserted between the hot plate and the pressure
cooker.
The setup met the five requirements, however, over time it began to present some issues. The
silicone seal began to decompose, which affected the seal and possibly compromised the deoxygenated environment. The silicone also shed particles into the solution, which could inhibit
monolayer formation. The thermocouple also was not the most ideal way to monitor the process
temperature since the internal temperature of the system could not be measured.
4.2.2 Glass Dish Setup, Version 2
The next design iteration attempted to simplify the system and also eliminate the issues from
the previous design. It was determined that the system did not need to be completely sealed:
as long as the chamber had a positive pressure relative to the ambient environment, no oxygen
from the ambient could enter the chamber.
The pressure cooker was removed from the design, and the Pyrex dish was placed directly on
the hot plate. A vacuum dessicator lid was used to cap the system. The edges of the Pyrex dish
and dessicator lid were coated in vacuum grease to promote internal condensation. The inlet
port for the dessicator lid was connected to tubing allow argon to flow in and out of the system.
To determine the process temperature, a thermocouple was inserted between the hot plate and
the Pyrex dish. The design for this reaction chamber is shown in Figure 4.2.

26

Figure 4.2. Glass dish design of MLD reaction chamber for 6”wafers.

Similar to the pressure cooker setup, to dope a 6”wafer, the chamber is flushed with argon,
then the solution was poured in the Pyrex dish. The wafer was placed device side up on top of
microscope slides in the dish. The vacuum dessicator lid was placed on top of the Pyrex dish
and the argon tubing was attached. To determine the process temperature, a thermocouple was
inserted between the hot plate and the Pyrex dish.
This system met four of the five requirements for the reaction chamber. During testing, it was
found that the condensate from the solution would form at the interface between the Pyrex dish
and the dessicator lid, forming bubbles of condensate on the outside of the apparatus. This
was undesirable, so the design was discarded. However, one advantage of this setup was that
the glass dessicator lid allowed for the condensation of the reaction to be visually monitored.
This was an advantage over the pressure cooker setup, and was a new requirement for the next
design.
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4.2.3 Cooking Pot Setup, Version 3
The next design places the Pyrex dish back inside another vessel. The design is shown in Figure
4.3. A stainless steel cooking pot is used as the vessel with a layer of sand in the bottom to
improve even heat distribution. Instead of a Pyrex dish with vertical side walls, a dish with
sloped side walls is chosen to hold the solution. The dish with the vertical side walls is inverted
and used as a lid to the sloped dish. The lid of the cooking pot is placed on top of the system,
with an argon inlet/outlet tube attached to the steam outlet of the lid.
This design uses gravity to ensure that the condensates return to the solution. The vertical
side walls collect condensate, and when the droplets are large enought, they fall back into the
solution, and the sloped walls of the solution dish also help to promote this motion. The design
also again takes advantage of the positive pressure concept and therefore does not require a seal
to keep out the ambient environment.

Figure 4.3. Cooking pot design of MLD reaction chamber for 6”wafers.

To dope a 6”wafer, the solution was poured into the glass dish with slope sides. Another
advantage of having sloped sides is that it can hold the wafer above the bottom of the dish
without additional support from microscope slides. The wafer was placed device side down in
the dish. The Pyrex dish with vertical side walls was placed on top of the solution dish. The
28

cooking pot lid is placed on top of the set up and the argon tubing is attached. To determine
the process temperature, an infrared thermometer was used to measure the temperature of the
sand in the bottom of the apparatus. Previously, the infrared thermometer could not be used
because it does not accurately measure the temperature of reflective surfaces such as metal or
glass.
This design meets all five of the requirements and eliminates the issues from previous designs.
There is no silicone seal shedding particulates, the temperature is more accurately measured
with an infrared thermometer instead of a thermocouple, and it is able to internally condense
the solution.

5. QUANTIFICATION OF DOPING
To quantify the results of the MLD process, two techniques are used. The first is four point
probe measurements, which use a constant current source and voltage measurement to determine the sheet resistance of a sample. The second technique is dynamic secondary ion mass
spectrometry (SIMS), which uses ion bombardment to eject secondary electrons which are analyzed to determine impurity concentrations at a desired depth from the surface of the sample.
Both techniques are discussed in the following sections, as well as results obtained via these
methods.
5.1 Four Point Probe Measurements
A four point probe uses four evenly spaced probes in contact with a sample to measure its sheet
resistance. The outer two probes act as a constant current source, flowing current from one pin
to the other through the sample. The inner two probes measure the voltage induced by this
current. A diagram of a four point probe tool is shown in Figure 5.1.
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Figure 5.1. Diagram of a 4 point probe tool.21

In this work, a four point probe with spacing of s = 1 mm was used. For an infinite sheet with
thickness less than the probe spacing (i.e. a silicon wafer or piece), the voltage and current
measured by the four point probe can be used to calculate sheet resistance with Equation 5.1.22
RS =

π
V
·
ln(2) I

(5.1)

5.1.1 Single and Double MLD Comparison
After the capping oxide has been etched from a sample, the sheet resistance of the sample can
be measured using the four point probe tool. To characterize the process, samples doped with
both DPP and DVP were measured, as well single and double MLD sample.
A single MLD is defined as completing the MLD process once, including reaction, capping
oxide deposition, annealing, and etching back the capping oxide. A double MLD is defined
as completing that MLD process twice on the same sample. Double MLD decreases the sheet
resistance by effectively doubling the dose of phosphorus.
Average sheet resistances from both chemicals and single/double MLDs are shown in Table 5.1.
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Table 5.1. Average sheet resistance for MLD doped samples.

Single MLD,

Double MLD,

RS (Ω/)

RS (Ω/)

DPP

1413.2

1123.6

DVP

1058.8

769.6

Double MLD lowers the average sheet resistance from single MLD by about 300 Ω/ for both
DPP and DVP. DVP also has a lower average sheet resistance than DPP for both single and
double MLD. DVP was therefore preferred for doping device wafers.
5.1.2 Reaction Time Variation
To confirm that the selected reaction time of two hours for the MLD process should not be
decreased or increased, an experiment with pieces doped for different lengths of time was conducted. 10 samples of approximately equal size (1 by 2 cm) were placed in the MLD reaction
chamber typically used for wafer samples with a DPP solution. Samples were removed at different time intervals (5, 10, 20, 30, 45, 60, 90, 120, 180, and 240 minutes). The samples were
capped, annealed, etched, and measured using the four point probe. The results are shown in
Figure 5.2.
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Figure 5.2. Sheet resistance measurements on pieces doped with DPP for different reaction times.

Generally, the average sheet resistance decreases exponentially as the reaction time is increased,
with very little incremental gain in sheet resistance after the 90-120 minute range. The distribution of sheet resistances measured across the sample also becomes tighter as the time increases,
indicating that a more uniform monolayer has been formed. From this experiment, it can be
concluded that 120 minutes (2 hours) is a sufficient reaction time because the average sheet
resistance value and uniformity do not improve with additional reaction time and less reaction
time would increase the sheet resistance and non-uniformity.
5.2 Secondary Ion Mass Spectrometry
Secondary ion mass spectrometry (SIMS) can also be used to quantify the MLD process. SIMS
uses a primary ion beam of a specific energy that is focused on the surface of the sample to
generate secondary ions from the surface. These secondary ions are collected and analyzed
according to their mass and kinetic energy.23 A diagram of a typical SIMS tool is shown in
Figure 5.3.
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Figure 5.3. Diagram of a SIMS tool.24

SIMS can be operated in what is referred to as a dynamic mode. Dynamic mode uses the
primary ion beam to sputter the surface, removing material and collecting information about
the composition of the material at different depths. This generates a set of data of ion count
vs. time, which can be converted to concentration vs. depth. The ion count is converted to
concentration using previously calibrated relative sensitivity factors and time is converted to
depth by using final sputter crater depth to determine the sputter rate.
Dynamic SIMS analysis was completed on two samples using the Cameca Dynamic SIMS 6F
tool, performed by EAG. The first is a sample doped with DPP (single MLD). The resulting
phosphorus concentration vs. depth is shown in Figure 5.4.
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Figure 5.4. Phosphorus concentration vs. depth for a sample doped with DPP measured by SIMS.

The the low surface concentration before the peak concentration are an artifact of the SIMS data
collection and are not valid data points. The peak phosphorus concentration is 1.3 · 1020 cm-3 .
The profile exhibits the typical phosphorus “kink” where the high surface concentration decreases
rapidly because of phosphorus-vacancy pair dissociation.1 The junction depth is considered to
be where the phosphorus concentration is equal to the background p-type concentration, NA =
1 · 1015 cm-3 . A concentration of 1 · 1015 cm-3 is near the detection limit of the instrument (the
relative sensitivity factor for phosphorus is approximately 7.22 · 1014 cm-3 ), so there is some
noise in the data at that level. The junction depth can be approximated at about 140 nm by
extending the trend of the higher concentration data that is less noisy.
The dose can be estimated using a Gaussian distribution model, shown in Equation 5.2.
0.58 · C S xj
Dose = q
C
log( C S )

(5.2)

B

This estimation is applied to the SIMS profile data, assuming the surface concentration is about
one order of magnitude lower than the peak concentration in order to better fit a Gaussian
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curve. The calculation is shown in Equation 5.3.
0.58 · (2 · 1019 cm-3 )(140nm)
q
Dose =
= 7.83 · 1013 cm-2
19
-3
cm
log( 2·10
)
1·1015 cm-3

(5.3)

The dose corresponds to DPP molecules occupying approximately 10% of the total available
bond sites on (100) silicon.
The second is a sample doped with DVP (single MLD). The resulting phosphorus concentration
vs. depth is shown in Figure 5.5.

Figure 5.5. Phosphorus concentration vs. depth for a sample doped with DVP measured by SIMS.

Again, the low surface concentration before the peak concentration are an artifact of the SIMS
data collection and are not valid data points. The peak phosphorus concentration is 3.3 · 1020
cm-3 . The profile exhibits the typical phosphorus “kink.” Again, the background concentration
is near the detection limit of the instrument, so the junction depth can be approximated at
about 200 nm by extending the trend of the higher concentration data that is less noisy. The
DVP sample has a higher peak concentration and deeper junction depth than the DPP sample,
which correlates to the lower sheet resistance found on DVP samples.
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This estimation is applied to the SIMS profile data, assuming the surface concentration is about
one order of magnitude lower than the peak concentration in order to better fit a Gaussian
curve. The calculation is shown in Equation 5.4.
0.58 · (2 · 1019 cm-3 )(200nm)
q
Dose =
= 1.12 · 1014 cm-2
19
-3
cm
log( 2·10
)
1·1015 cm-3

(5.4)

The dose corresponds to DVP molecules occupying approximately 15% of the total available
bond sites. This is a higher dose than DPP, correlating again to the lower sheet resistance,
higher surface concentration, and deeper junction depth of DVP.

6. PATTERNABILITY RESULTS
Patternability of MLD has been demonstrated by mesa etch isolation,1, 2 however this is not
always practical. Other doping methods can be patterned by masking regions where doping is
not desired, but this method has not been extended to MLD. In this section, a thick layer of
silicon dioxide (750 nm) on a 6” wafer is patterned via photolithography and etched to create
exposed silicon regions for the MLD process to dope. Silicon dioxide was chosen because MLD
only bonds to dangling Si bonds, which are not present in amorphous SiO2 . SiO2 is also a
commonly used masking material in other semiconductor processes. The patternability of MLD
is determined using several methods. To verify that the doping levels are matched to bulk
samples, sheet resistance is measured. To verify that the SiO2 is a sufficient mask for MLD,
neighboring devices are tested electrically for isolation. To verify that MLD dopes features
completely, a MLD-doped patterned wafer is stripped of the patterning oxide and a thin oxide
is regrown to recreate the pattern. These experiments are outlined and results are discussed in
the following sections.
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6.1 Sheet Resistance of Patterned Wafers
In the photolithography mask design, a total die area of 10 mm by 10 mm is chosen, and roughly
1/3 of that die was dedicated to a sheet resistance testing area. A region 9.5 mm by 3.5 mm
was patterned to use for sheet resistance measurements.
The sheet resistance equation used in the previous section, Equation 5.1, assumes that the
sample being measured is an infinite sheet compared to the probe spacing. For non-infinite
sheets, correction factors (C) have been calculated by Smits22 to account for the sample size.
Critical dimensions are the probe spacing, s, the sample length parallel to the line of probes, a,
and the sample width perpendicular to the line of probes, d. For this sample, s = 1 mm, a =
9.5 mm, and d = 3.5 mm. Smits’ correction factors are listed in a table where the ratio of a/d
and d/s are used to determine the appropriate factor. The closest table values for the ratio a/d
is roughly 3 and for the ratio d/s is also roughly 3 . This corresponds to a correction factor of
C = 2.7005. The equation to calculate sheet resistance on these samples is shown in Equation
6.1.
RS = C ·

V
V
= 2.7005 ·
I
I

(6.1)

Dies at different radial distances from the center of the wafer were measured for a patterned
wafer doped with DVP after a single MLD, then after a double MLD. The results are shown in
Figure 6.1.
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Figure 6.1. Sheet resistance measured on patterned wafer as a function of radial distance from the
center of the wafer.

The average sheet resistance after the single MLD is 1304.3 Ω/, and 980.8 Ω/ after the double
MLD. These are slightly higher than the bulk DVP doped samples (1058.8 Ω/ & 769.6 Ω/
respectively), but since the correction factor is approximate, some error is expected. The average
decrease in sheet resistance is similar to the bulk doped samples, which is a good indication that
the results of the process are not changed with the patterned doping. The variability also
decreases after the double MLD, which is also characteristic of the bulk MLD process. The
sheet resistance measurements also do not appear to have any radial dependence. These results
indicate that MLD is patternable via silicon dioxide hard mask.
6.2 Electrical Verification of Doping Isolation
Successfully patterned MLD-doped regions should not allow current to flow between them.
To verify no current flows between neighboring regions, resistors were designed with a break
between the contacts. The gaps were designed to match the gate lengths of the transistors
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tested in Section 7 (5 and 10 µm). These resistors were tested by sweeping the voltage from -2
to 2 V and recording the current response. The results are shown in Figure 6.2.

Figure 6.2. I-V characteristics for resistors with gaps to verify open circuit behavior and comparison
to resistor with no gap. Schematic of resistor with gap shown at right.

The current vs. voltage response of the resistor with no gap shows high series resistance, which
is discussed further in Section 8 and 9. However, the key observation from this graph is that
the 5 and 10 µm gap resistors do not show significant increase in current like the resistor with
no gap does. The 5 µm gap transistor begins to act like a diode at higher voltages because a
depletion width forms at the edges of doped region, which allows some current to flow. The
MLD-doped regions can be considered electrically isolated, indicating that MLD is patternable
via silicon dioxide hard mask.
6.3 Thin Oxide Growth to Verify Pattern
To consider MLD doping patternable, the entire feature must be doped. due to the solutionbased based nature of the MLD process, there were concerns that feature edges could remain
undoped because surface tension may prevent the solution from completely filling the feature,
or the proposed monolayer island growth mechanism may break down with a pattern, causing
some parts of the pattern to be undoped.
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To verify that features are completely doped, thermal oxide growth will be used to reproduce
the pattern after it has been etched away. Oxide thickness can be found using the Deal and
Grove model, shown in Equation 6.29 below.
X
X2
+
t=
B
B/A

(6.2)

B is referred to as the parabolic rate constant, and B/A is referred to as the linear rate constant.
Both rate constants can change based on oxidation temperature, gas source conditions (dry oxygen, wet oxygen, or steam), and some other factors, including significant dopant concentrations.
For thin layers of oxide, thermal oxidation rates are dependent on the doping of the silicon where
the oxide is being grown. Silicon heavily doped with phosphorus can have different thermal oxidation rates than lighter doped silicon,25 as shown in Figure 6.3.

Figure 6.3. Thermal oxidation of (100) under steam at different process temperatures and phosphorus
doping concentrations.25 The circle is the lowest concentration (ND = 4 · 1015 cm-3 ), triangle is the
middle concentration (ND = 3.7 · 1019 cm-3 ), and square is the highest concentration (ND = 1.5 · 1020
cm-3 ).

Phosphorus affects the linear rate constant of the Deal and Grove oxidation model. This behavior is most pronounced at lower temperatures and oxidation times. Therefore, the oxidation
conditions chosen are steam oxidation at 920◦ C for 30 minutes.
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A patterned wafer doped with DVP (single MLD) was etched to remove all of the patterning
oxide. The stripped patterned wafer was placed under these oxidation conditions. A diagram
showing the difference in growth over heavily doped regions is shown in Figure 6.4.

Figure 6.4. Oxide growth on patterned wafer with heavily doped regions.

Next, the stripped patterned wafer was examined with an optical microscope to determine if
the patterned re-emerged after oxidation. Figure 6.5 shows that large area patterns are visible
even without the aid of an optical microscope.

Figure 6.5. Stripped patterned wafer after thermal oxidation examined under optical microscope; large
area patterns are visible without microscope.

Smaller features were examined with the optical microscope. The source and drain regions for
transistors with gate length L = 10 µm are shown in Figure 6.6 and compared with the original
mask design.
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Figure 6.6. (a) Mask layout design, source/drain regions for gate length L = 10 µm transistors. (b) Optical microscope image of source/drain regions for gate length L = 10 µm transistors, 10x magnification.
(c) Overlay of images (a) and (b).

The red areas in the mask design shown in Figure 6.6 (a) show the regions that were doped,
and the same pattern is visible in Figure 6.6 (b) in the thin oxide. The overlay of the two
images shows a good match in Figure 6.6 (c). Other features examined across the wafer showed
similar fidelity. This confirms that MLD is able to completely dope features, demonstrating
patternability via silicon dioxide hard mask.

7. MOSFET DESIGN
In order to create MOSFETs with MLD-doped source and drain regions, an MLD-compatible
process must be designed. The main requirements to create a compatible process are:
• Ensure that gate sufficiently extends over MLD-doped source and drain regions in case
the edges of features are not completely doped.
• Minimize thermal budget post-MLD (no processing above 700◦ C) so that doping profile
does not change after MLD process.
• Minimize possibility of junction spiking in contact cuts so that devices will not be electrically shorted.
These requirements place some limitations on both process and mask design, and those considerations are explored below.
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7.1 MOSFET Process Design
The design of a process to fabricate MOSFETs with MLD-doped source and drain regions is
discussed in this section. The process design involves the choice of materials, the order and
location of their deposition or etching, and what tools will be used to deposit or etch the
materials. The process designed results in a final device cross-section shown in Figure 7.1. The
process flow designed to create this device is outlined below, and illustrated in Figure 7.2.

Figure 7.1. NMOSFET cross section showing materials and approximate geometry.

For an NMOSFET, the substrate should be p-type. A 6”p-type silicon wafer with (100) orientation is used as the substrate for this process. First, a thick (750 nm) layer of silicon dioxide
(SiO2 ) is thermally grown as the field oxide. This thick field oxide layer electrically isolates
neighboring devices from each other. The field oxide is then patterned using a BOE wet etch
to create the source and drain regions (Mask Layer 1). The field oxide between the source and
drain is a sacrificial feature which protects the gate during the doping process.
Next, the source and drain regions are doped using the MLD process. After the doping process,
there can be no high temperature (>700◦ C) in order to meet the design criterion. The sacrificial
gate oxide and capping oxide must be removed. Another mask is used to pattern the active area
(Mask Layer 2), then the area is etched with a BOE wet etch.
The thin (30 nm) gate oxide is deposited next. The gate oxide is SiO2 deposited via PECVD
(same tool as the MLD capping oxide) and is not a high temperature process. The contact cuts
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are patterned and etched into the thin oxide (Mask Layer 3), exposing the n+ doped silicon.
Next, metal need to be deposited to make electrical contact with the devices, but the possibility
of junction spiking must be considered and minimized. A junction spike is a short through the
doped region, allowing current to flow from the contact metal directly to the substrate. When a
metal in contact with silicon is annealed, silicon can diffuse into the metal, sometimes diffusing
enough to form voids in the silicon. These voids are then filled by the metal, and if the void is
as deep or deeper than the junction depth, a junction spike is formed. Aluminum, which will be
used for the metal lines, is prone to junction spiking because silicon has a high diffusivity and
solubility in aluminum.26
There are two possible solutions to minimize junction spiking with aluminum. First, an alloy
of aluminum and 1% silicon could be used. The silicon content of the alloy is close to the
solubility limit of silicon in aluminum, so silicon is less likely to diffuse into the aluminum. If
the silicon does not diffuse, no voids form and junction spiking is avoided. However, the silicon
can precipitate out of the aluminum when cooled after annealing, which can also compromise
the contact, especially to n+ silicon.26 The second solution is to form a silicide in the contact
to act as a diffusion barrier. When heat is applied, a metal in contact with silicon can form a
silicide which consumes some amount of silicon. Due to the shallow junction depth, a thin layer
of metal with a low silicon consumption rate should be deposited so that not all of the doped
layer is consumed.
A thin layer of nickel (7 nm) is sputtered on the wafer. Nickel is chosen because it has one of the
lowest rates of silicon consumption (1.83 nm of silicon consumed per 1 nm of nickel).27 A rapid
thermal anneal at 550◦ C (<700◦ C, not a high temperature process) forms nickel silicide (NiSi)
only where the nickel is in contact with the silicon inside the contact cuts. The remaining nickel
is etched away using a piranha etch (a mix of hydrogen peroxide and sulfuric acid), leaving
behind the silicide.
Aluminum (300 nm) is sputtered on the wafer and then patterned and etched with a wet etch to
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form the metal lines (Mask Layer 4). The aluminum is sintered at 400◦ C (<700◦ C, not a high
temperature process), then the devices are ready for electrical testing.

Figure 7.2. Fabrication process flow for NMOSFETs.

7.2 MOSFET Mask Design
Once the fabrication process is designed, the masks required for that process are designed. The
masks are designed using Mentor Graphics Pyxis software, and the masks are fabricated at RIT
using a Heidelberg DWL 66 Laser Writer.
From the previous section, it was determined that four mask levels will be needed. Layer 1
will determine the source and drain areas. Layer 2 will remove the sacrificial gate and clear the
active area. Layer 3 will create the contact cuts in the thin oxide. Layer 4 will pattern the metal
lines to create the necessary electrical connections.
When designing devices, it is important to use design rules to keep designs consistent and
scalable. In this work, λ-based design rules are used. λ is defined as the minimum feature size,
and all the designs are defined in terms of this minimum feature size. The λ-based design rules
for this mask are:
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• Contact cuts will be λ by λ.
• Contact cuts will be spaced λ apart, and λ away from the edges of the source/drain regions.
• Metal lines will extend λ beyond the edge of contact cuts, gate, and source/drain areas.
• Metal lines will be spaced λ apart.
• Active area clear will extend to the edges of the source and drain regions and not beyond.
These design rules are illustrated in Figure 7.3 for a transistor. The source and drain regions
(Layer 1) are shown in green, the active area clear (Layer 2) is shown in red, the contact cuts
(Layer 3) are shown in dark blue, and the metal lines (Layer 4) are shown in light blue.

Figure 7.3. Mask design for NMOSFETs showing design rules.

This mask design helps to meet the first criterion for an MLD-compatible process, that the gate
extends sufficiently beyond the edge of the source and drain regions. The active area clear layer
allows the thin gate oxide to deposited over the entire source/drain region. The metal line for
the gate extending over the edge of the source/drain region ensures that the gate controls the
mask-defined p-type channel, but also the edge of the mask-defined source/drain regions. This
ensures that if the edges of those features are not doped and remain p-type, the gate can still
control those regions and function as a field-effect device.
λ is defined to be 10 µm in these designs. The only feature not set by the design rules is the
gate length. This is varied separately so that the gate length can be set smaller than 10 µm.
The mask contains transistors of various gate lengths (5 and 10 µm) and widths (30, 70, 110,
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and 150 µm) and resistors of varying sizes. These size are large for devices with ultra-shallow
junction, but were chosen to ensure a robust process given limited time to conduct experiments.
All of these devices are designed within a standard arrangement of 12 metal probe pads which
is compatible with the electrical testing equipment. The die size was 10 mm by 10 mm, and a
large area on each die (approximately 9.5 mm by 3.5 mm) is included as part of the Layer 1
mask so that the sheet resistance can be measure in-line, as described in Section 6.1.

8. ELECTRICAL ANALYSIS OF DEVICES
After fabrication, the devices are evaluated with electrical testing. The devices were tested using
a HP4145 semiconductor parametric analyzer. A software interface defined the test parameters
(node arrangement, node voltages, voltage sweeps, parameters to measure) and a switch matrix
assigned the nodes to physical probes. The HP4145 then ran the test sequence to collect electrical
data which was then plotted to evaluate device performance.
8.1 Transfer Characteristics of MOSFETS
To determine if the MOSFETs exhibit the field effect behavior, the gate voltage (VG ) is swept
and the drain current (ID ) is measure while the drain voltage (VD ) is set at a positive voltage
and then source voltage (VS ) is set as ground. This is called a transfer characteristic. This
characteristic should show a very small drain current (<10 nA) for gate voltages less than the
threshold voltage and show an exponential increase in drain current for gate voltages greater
than the threshold voltage.
A transfer characteristic for a MOSFET with gate length L = 10 µm and gate width W = 110
µm is shown in Figure 8.1, plotted on both linear and log scale.
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Figure 8.1. Transfer characteristics a MOSFET with gate length L = 10 µm and gate width W = 110
µm.

The log scale plot of the transfer characteristic shows that the devices have a subthreshold
swing of approximately 150 mV/dec and an on/off current ratio of approximately 6 orders of
magnitude.
From the characteristic plotted on linear scale, the field effect behavior is observed. The threshold voltage of the device is observed to be approximately -0.3 V. This is consistent with theoretical calculations shown in Equations 8.1 through 8.6.28
Gate oxide thickness is a critical parameter to the calculations. The gate material stack was
imaged with SEM to confirm the gate oxide thickness when the analysis in Section 9 was done.
The gate oxide is measured to be 33.07 nm, which is consistent with the process design and
measurements taken during fabrication.
Equation 8.1 shows the formula for threshold voltage of an NMOSFET.
V tN = V FB + 2ΦFp +

qN A xdT
C ox

(8.1)

First, the semiconductor potential for the p-type channel, φFp , is calculated using Equation 8.2.
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The channel doping, NA , is 1·1015 cm-3 .
ΦFp

kT
=
· ln
q



NA
ni




= 0.0259V · ln

1 · 1015 cm-3
1 · 1010 cm-3


= 0.289V

(8.2)

Next, the flatband voltage, VFB , is calculated using Equation 8.2. The metal used is aluminum,
which has a work function, ΦM , of 4.1 V. Oxide charges are assumed to be 0 for simplification.
V FB





Eg
1.12V
QSS
= ΦMS = ΦM − χ +
+ ΦFp = 4.1V − 4.15 +
+ 0.289V = −0.902V
= ΦMS −
C ox
2q
2
(8.3)

Next, the maximum depletion width, xdT , is calculated using Equation 8.4.
s
s
40 r,Si ΦFp
4(8.854 · 10-14 F/cm2 )(11.7)(0.289V )
xdT =
=
= 0.866µm
qN A
(1 · 1015 cm-3 )(1.6 · 10-19 C)

(8.4)

Next, the gate oxide capacitance, Cox , is calculated using Equation 8.5. The gate oxide thickness
is 33 nm.
C ox

0 r,SiO2
(8.854 · 10-14 F/cm2 )(3.9)
=
=
= 1.05 · 10-7 F/cm2
tox
33nm

(8.5)

Finally, the threshold voltage can be calculated using the values calculated in Equations 8.2 to
8.5.
V tN = −0.902V + 2(0.289V ) +

(1 · 1015 cm-3 )(1.6 · 10-19 C)(0.866µm)
= −0.189V
1.05 · 10-7 F/cm2

(8.6)

A predicted threshold voltage of -0.189 V is close to the measured threshold voltage of -0.3 V.
Other devices measured had similar threshold voltages. Including oxide charges could improve
the model, but it is a good estimation technique.
Transfer characteristics were collected for transistors with gate lengths of 5 and 10 µm and
varying widths. These are plotted in Figure 8.2.
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Figure 8.2. Transfer characteristics for transistors of varying lengths and widths.

For both 5 and 10 µm gate lengths, the current increases as width increases. The inset graphs on
each plot show that the current increase scales linearly as width increases, which is the expected
behavior.
8.2 Evidence of Gate Induced Drain Leakage
Some of the transfer characteristics measure of the transistors exhibited gate induced drain
leakage. Gate induced drain leakage (GIDL) occurs when a gate voltage below the threshold
voltage is applied and the drain region underlaps the gate. This allows the gate to invert the edge
of the drain, creating a depletion edge which expands as the voltage applied increases beyond
the threshold voltage, creating an increasing leakage current. This phenomemon is shown in
Figure 8.3.
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Figure 8.3. Transfer characteristic with gate induced drain leakage (GIDL) compared with transfer
characteristic without GIDL on log scale. Inset illustrates drain inversion that allows GIDL to occur.

GIDL is typically considered defective behavior. However, in this instance, GIDL demonstrates
the robustness of the monolayer doping process and the device design. The drain was designed to
underlap the gate to ensure that the possibility of undoped feature edges would not compromise
device performance. The presence of GIDL indicates that the MLD process doped the edges of
the features.
8.3 Output Characteristics of MOSFETs
Output characteristics were also collected and analyzed to gain more insight into the device
behavior. Output characteristics measure the drain current, ID for increasing drain to source
voltages, VDS , for multiple gate to source voltage values VGS . The output characteristics for a
transistor with gate length L = 5 µm and gate width W = 110 µm is shown in Figure 8.4.
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Figure 8.4. Output characteristics of a MOSFET with gate length L = 5 µm and gate width W = 110
µm.

As the gate voltage, VGS , increases, the saturation current, ID,sat increases, which is typical of
MOSFET output characteristics. However, two key observations can be made. First, there is
evidence of channel length modulation, since ID,sat continues to increase as the applied drain to
source voltage, VDS is increased. Second, there is evidence of high series resistance, since there
is a pinching effect preventing the drain current from increasing until some minimum voltage
has been applied.
In order to better visualize the effects of the channel length modulation and series resistance, the
ideal output characteristics were modeled using Level 3 SPICE models for MOSFETs.28, 29 For
an NMOSFET with channel length modulation incorporated, the model is shown in Equation
8.7.





β (V GS − V Tn ) − m2 V DS V DS ,
if V DS < V DS,sat =
h
ID = 

i
2

β V
−V
V
−V

 ( GS2m Tn )
1 + λ V DS − GSm Tn , if V DS > V DS,sat =

V GS −V Tn
.
m

(8.7)

V GS −V Tn
.
m
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The first equation models the drain current in the linear regime, which occurs when VDS is
lower than the saturation voltage, VDS,sat . The second equation models the drain current in the
saturation regime, which occurs when VDS is higher than the saturation voltage. The saturation
regime model include a term that models channel length modulation.
In order to create a model that fits the data set, several parameters must be extracted and
calculated. First, for a chosen value of VDS greater than VDS,sat for all the VGS values (in this
case, VDS = 3.36 V), the square root of the drain current is plotted. This is shown below in
Figure 8.5.

Figure 8.5. Square root of drain current, ID , plotted against VGS with a linear fit.

The equation for the linear fit (determined by least squares regression) is shown in Equation
8.8.
p
I D,sat = 0.0068A1/2 /V · V GS + 0.003A1/2

(8.8)

From this equation, the threshold voltage, VTn can be extracted. The threshold voltage is the
VGS where ID,sat is equal to 0. This is solved for in Equation 8.9.
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0 = 0.0068A1/2 /V · V GS + 0.003 → V Tn =

−0.003A1/2
= −0.441V
0.0068A1/2 /V

(8.9)

The next parameter to extract is the ideality factor, m. This can be calculated using known values including gate oxide thickness, tox , and channel doping, NA . The ideality factor is calculated
in Equation 8.10.
√
√
3.68 · 10-3 (33nm) 1 · 1015 cm-3
3.68 · 10-3 tox N A

q
q 
=1+
= 1.11
m=1+
NA
15
-3
1·10
cm
ln
ln
n
10 -3
i

1·10

(8.10)

cm

The ideality factor and the slope of the linear fit can be used to calculate the transconductance
factor, β. This calculation is shown in Equation 8.11.
β = 2m (slope) 2 = 2(1.11) 0.0068A1/2 /V

2

= 1.03 · 10-4 A/V 2

(8.11)

Channel length modulation is extracted by fitting lines to the saturation regime of the output
characteristics and determining the x-intercept of those lines. All of the output characteristics
should produce lines that have the same x-intercept, which is called the Early voltage. The
inverse of the Early voltage is the channel length modulation factor, λ. The Early voltage for
the output characteristics was found to be -49.22 V. The channel length modulation factor is
calculated in Equation 8.12.
λ=

−1
−1
=
= 0.0203V -1
VA
−49.22V

(8.12)

Having calculated all the parameters necesary to plot the ideal output characteristics with the
Level 3 SPICE models, the ideal output characteristics were calculated and plotted alongside
the collected data, shown in Figure 8.6.
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Figure 8.6. Output characteristics of a MOSFET with gate length L = 5 µm and gate width W = 110
µm compared to Level 3 MOSFET model fit.

The ideal plots closely match the data in the saturation regime, but differ greatly in the linear
regime. This is because the Level 3 model does not incorporate series resistance. Section 9
discusses the source of the series resistance and how it can be modeled.
8.4 I-V Characteristics of Resistors
Current-voltage characteristics were also collected for resistors, plotted in Figure 8.7.

Figure 8.7. Current-voltage characteristics of resistors.
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Typically, the current-voltage characteristic of a resistor should be linear. The non-linearity of
these plots indicates that the contacts are non-Ohmic. This is further explored in Section 9.
Despite the non-Ohmic contacts, the resistors do follow the expected trend of increased current
as size increases. The total resistance of each resistor can be extracted by finding the inverse
of the slope of the linear portion of the I-V characteristic. From the total resistance, the sheet
resistance for each resistor can be calculated using Equation 8.13.
RS =

R
L/W

(8.13)

The results of these calculations are shown below in Table 8.1.
Table 8.1. Sheet resistance calculated from resistor I-V characteristics slope; W = 50 µm for all resistors.

L (µm)

L/W

R (Ω)

RS (Ω/)

130

2.6

5711.1

2196.6

110

2.2

4876.8

2216.7

90

1.8

3782.8

2101.5

70

1.4

3376.2

2411.6

50

1

2191.5

2191.5

The sheet resistance values are similar for all resistors, however, they are higher than the sheet
resistances measured in Section 6.1. This is likely due to the non-Ohmic contacts adding some
series resistance which could skew the calculation.

9. CONTACT FAILURE ANALYSIS DISCUSSION
In the previous sections, electrical characterization indicated that the contacts were non-Ohmic.
The process as designed should have created Ohmic contacts, so some analysis techniques were
used to determine the cause of the non-Ohmic contacts. Scanning transmission electron microscopy (STEM) is used to image the cross-section of a transistor. The material stack is
identified and measured, and the findings are discussed.
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9.1 Scanning Transmission Electron Microscopy Imaging
STEM uses electrons transmitted through a sample to produce an image. It is similar to a
conventional transmission electron microscope (TEM), but the scanning aspect of the tool allows
for better spatial resolution of the images. The setup of a typical STEM tool is diagrammed in
Figure 9.1.

Figure 9.1. Diagram of a STEM tool.30

A source of electrons is focused by a series of lens to form a beam. This beam passes through a set
of scanning coils, which are able to move the beam, allowing it to raster across the sample. The
electron beam transmits through the sample and are collected by detectors which convert signal
intensity to an image. The tools can also be equipped with an electron energy loss spectroscopy
(EELS) detector, which can spatially analyze the elemental composition of the materials being
imaged. The imaging and spectroscopic analysis can be completed simultaneously. This allows
for atomic-level resolution mapping of material composition.31 If equipped with secondary electron detectors, the system can also be operated as a scanning electron microscope (SEM).
For the STEM analysis in the following section, a Hitachi HD-2300A STEM fitted with a Gatan
Enfina parallel EELS (PEELS) spectrometer was used. The samples were prepared using a
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focused ion beam (FIB) with in-situ lift out (INLO). Prior to INLO, sample was coated with
SEM induced W deposition at 5kV. These images were taken by David McMahon at Micron
Technology.
9.1.1 Analysis of STEM Images
Cross-sectional SEM and STEM images are analyzed to study the material stack in the contact
cuts. Figure 9.2 compares the mask design and an SEM image taken before the sample was
prepared with FIB and INLO.

Figure 9.2. (a) Mask design of transistor with L = 10 µm and W = 70 µm. (b) SEM image of transistor
of same dimensions. Dashed line indicates where STEM images will be taken.

The red dashed line on each image indicates where the FIB is used to prepare the sample for
cross-sectional SEM and TEM images are taken. This cross-section allows the material stack in
the contact cut to be studied, as well as the gate material stack.
After FIB and INLO sample preparation, an SEM image of the source/drain contact is taken,
shown in Figure 9.3.
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Figure 9.3. SEM image of contact cut showing material stack.

This image shows the edge of a contact cut where the aluminum overlaps the thin oxide. The
aluminum appears to be in direct contact with the silicon, which indicates that the nickel silicide
is not present. Next, a TEM image is taken of the interface between the silicon and aluminum
in the contact cut, shown in Figure 9.4.

Figure 9.4. STEM image of contact cut, (a) showing material stack, (b) zoomed in to show oxide
thickness, 13.1 Å.

Figure 9.4 (a) shows that there is a thin layer of silicon dioxide between the silicon and aluminum.
Figure 9.4 (b) shows that this interfacial layer is 13.1 Å or 1.31 nm thick. This layer of SiO2
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causes the non-Ohmic contact behavior observed in Section 8. PEELS analysis also indicates
that there is no nickel present at the interface.
9.1.2 Sources of Oxide in Contact Cut
The lack of nickel in the PEELS measurement could indicate several possible situations. In each
situation, the silicon in the contact cuts is exposed to the piranha etch solution, which allows
a chemically grown oxide to form, which is likely how the interfacial layer of SiO2 was formed.
First, the nickel silicide was etched away by the piranha etch. Second, the nickel oxidized, and
the oxidized nickel was etched away by the piranha etch. Third, that nickel was never deposited.
Each of these possibilities is explored to determine which could have occurred.
The first possibility is that the nickel was deposited and the nickel silicide was formed, but the
piranha etch overetched the nickel silicide. This is unlikely because silicon is resistant to piranha
etch,32 and nickel silicide has been subjected to piranha etch without compromising its integrity,
including in the work of Tapriya to form MLD-doped diodes.1, 2
The second possibility is that the nickel was deposited, but the nickel oxidized, preventing the
silicide from forming. The wafer was stored overnight between the sputter deposition and the
rapid thermal anneal to form the silicide. In this time, it is possible for such a thin layer of
nickel to oxidize. The oxidized nickel would prevent the silicide from forming, and the oxidized
nickel would be etched away from the contact cut regions. The exposed contact cut regions
in the piranha etch solution would produce a thin chemically grown oxide in the contact cut
regions.
To explore if this was possible, the nickel deposition process and silicidation process were repeated on a 6”wafer. Sheet resistance measurements were used to determine if nickel was
sputtered and if the silicidation process formed the nickel silicide. Before sputtering nickel onto
the wafer, the sheet resistance was 81.4 Ω/. After sputtering nickel on the wafer, it was cleaved
into quarters. One quarter piece was annealed immediately after sputtering, and another quarter piece was annealed after being stored for a weekend. The sheet resistance of each sample
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was measured before and after annealing, and are listed in Table 9.1.
Table 9.1. Sheet resistance of nickel sputtered wafer pieces before and after anneal.

Before anneal,

After anneal,

RS (Ω/)

RS (Ω/)

Anneal same day

418.8

84.8

Anneal after weekend

416.2

43.2

The pre-anneal sheet resistance of both samples is similar, indicating that leaving the samples
over the weekend did not change the film composition; the nickel was not oxidized. The postanneal sheet resistance is similar to or lower than the original measured sheet resistance which
is expected of a silicide film. Therefore, it is unlikely that nickel oxidation was the cause of the
exposed contact cuts.
Another quarter of the wafer was measured with a variable angle spectroscopic ellipsometer
(VASE) to approximate the thickness of nickel. The thickness of the nickel film was approximated to be 4.5 ±1.5 nm. This is a lower thickness of nickel than was expected, so the sputter
process may need further characterization to improve the accuracy of depositions.
The third possibility is that nickel was never deposited. The sputter deposition of nickel to
produce a layer that is 7 nm thick is approximately 20 seconds. It is possible that in that time,
the plasma was not generated and no nickel was sputtered. If no nickel was sputtered, the anneal
would not form nickel silicide in the contact cuts. In that case, placing the wafer in the piranha
etch solution would produce a thin chemically grown oxide in the contact cut regions. This
seems like the most likely possibility, especially since the nickel deposition experiment outlined
above showed that the deposition rate may be lower than expected.
9.2 Explanation of MIM Diodes
The interfacial oxide in the contact cuts forms a metal-insulator-metal (MIM) diode. The
aluminum acts as one metal, the silicon dioxide is the insulator, and the heavily doped silicon
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is the other metal. Given this new knowledge, the effective electrical circuit of the fabricated
transistors can be modeled as shown in Figure 9.5.

Figure 9.5. Effective circuit schematic of fabricated devices including MIM diodes and series resistance.

Each contact forms an MIM diode which is in series with a resistance attributable to the distance
between the contact cuts and the gate in the source/drain regions. The MIM diode and high
series resistance explain the need for high drain-source biases to generate I-V characteristics
with significant current flow.
To understand how the MIM diodes affect device functionality, the band diagram of a generic
MIM structure is shown in Figure 9.6.

Figure 9.6. Band diagram of MIM structure under various conditions.33

Under equilibrium conditions, the insulator is an energy barrier that stops carriers from flowing.
But under sufficient forward or reverse bias, carriers can tunnel through the insulator, allowing
current to flow. A typical MIM I-V characteristic is shown in Figure 9.7.
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Figure 9.7. I-V characteristic of a typical MIM diode.34

The I-V characteristic shows diode-like behavior under both positive and negative biases. It
also resembles the I-V characteristics collected for the fabricated resistors, which is expected
knowing that each contact acted as an MIM diode.

10. CONCLUSIONS AND FUTURE WORK
Field effect devices using molecular monolayer doping to dope the source and drain regions were
successfully fabricated and characterized. The MLD process at RIT was also further developed
and characterized.
A low-cost reaction chamber for doping 6”wafers with MLD was developed using readily available materials to meet process requirements. This reaction chamber was used to successfully
MLD-dope samples with both DPP- and DVP-based solutions. Doping profiles of samples doped
with DPP and DVP were quantified using four point probe measurements of sheet resistance and
SIMS profiles. MLD-doped samples had sheet resistances on the order of 1000 Ω/. DPP-doped
samples had higher sheet resistances than DVP-doped samples. SIMS profiles show surface concentrations on the order of 1020 cm-3 for MLD-doped samples. DPP-doped samples have a lower
surface concentration and shallower junction depth than DVP doped samples, which corresponds
with the difference in sheet resistance.
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Patternability of MLD using silicon dioxide as a masking layer was demonstrated, as confirmed
by several experiments. Sheet resistance was measured in MLD-doped regions on patterned
wafers, and the results were comparable to bulk doped samples, indicating that patterning
does not compromise the monolayer self-assembly. Electrical testing verified no current flowed
between neighboring regions. This indicated that the doping was contained to the patterned regions. Thin thermal oxide was grown on a MLD-doped patterned wafer which had been stripped
of its patterning oxide, and the oxide was thicker above the more heavily doped regions (MLD)
and thinner above the lightly doped regions (no MLD). This allowed the pattern to re-emerge in
the thin oxide, confirming that MLD is able to completely dope patterned features from center
to edge.
The fabrication process and mask design developed to be compatible with the MLD process
produced functioning NMOSFETs that exhibited field effect behavior. These transistors had
threshold voltages of approximately -0.3 V and subthreshold swing of 150 mV/dec. The devices
do show high series resistance. STEM images revealed that there is an unintended 13.1 Å interfacial layer of SiO2 in the contact cuts, which is likely the source of the series resistance.
In future work, the MOSFET process and mask design should be revised to produce new and
better results. The mask design should be revised to include smaller devices, and possibly explore non-planar devices. Self-aligned source/drain structures could be developed.
Patternability of MLD could also be further tested. Different thickness of silicon dioxide can be
used to determine the minimum thickness needed to mask MLD. Other materials could also be
explored.
The process should be revised to improve the process and mitigate some issues that occurred.
The most critical process improvement is to eliminate the formation of the interfacial silicon
dioxide in the contact cut regions. If nickel silicide continues to be used, the nickel silicidation
process must be more robust. Nickel deposition must be verified using a monitor wafer. Assuming nickel has been deposited, the monitor wafer can then be used as an etch test wafer to
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ensure that the piranha etch does not over etch the nickel silicide, allowing the chemical oxide
to form. If nickel silicide is not used, another silicon diffusion barrier could be added, perhaps
titanium nitride (TiN).
The mask design originally included devices with gate lengths of 0.5, 1, and 2 µm. The sacrificial gate for these devices were over-etched during the source/drain definition after Mask Layer
1 lithography, which rendered the final devices non-functional. To preserve these features and
create functional devices, a shorter wet etch time could be used. Also, using a less isotropic etch
process (most likely a dry etch) could be used to improve feature preservation.
Device performance could also be improved by using a hi-k gate dielectric. Atomic layer deposition (ALD) is compatible with the post-MLD thermal budget limitation, and could be used to
deposit hafnium dioxide, a hi-k gate dielectric.
MLD has been presented as an efficient, low-cost alternative to traditional doping methods for
producing conformally doped ultra-shallow junctions with high surface concentrations. It has
potential for a wide range of applications in not only the semiconductor industry but also in
small-scale research labs and educational labs.

65

REFERENCES
1. A. Tapriya, “Ultra-shallow phosphorous diffusion in silicon using molecular monolayer doping,”
Master’s thesis, Rochester Institute of Technology, 2017.
2. A. Tapriya, B. Novak, S. Williams, and S. Kurinec, “Shallow si n p junction diodes realized via
molecular monolayer doping,” Microelectronic Engineering, vol. 193, p. 1–6, 2018.
3. M. Duane, “Re-examination of 2d dopant profiling needs,” The 1998 international conference on
characterization and metrology for ULSI technology, 1998.
4. J. Borland, S. Shishiguchi, A. Mineji, W. Krull, D. Jacobson, M. Tanjyo, W. Lerch, S. Paul,
J. Gelpey, S. Mccoy, and et al., “45nm node p usj formation with high dopant activation and low
damage,” 2006 International Workshop on Junction Technology, 2006.
5. J. C. Ho, R. Yerushalmi, Z. A. Jacobson, Z. Fan, R. L. Alley, and A. Javey, “Controlled nanoscale
doping of semiconductors via molecular monolayers,” Nature Materials, vol. 7, no. 1, p. 62–67,
Nov 2007.
6. L. Ye, S. P. Pujari, H. Zuilhof, T. Kudernac, M. P. D. Jong, W. G. V. D. Wiel, and J. Huskens,
“Controlling the dopant dose in silicon by mixed-monolayer doping,” ACS Applied Materials and
Interfaces, vol. 7, no. 5, p. 3231–3236, 2015.
7. B. Novak, “Large area monolayer doping development,” Journal of the Microelectronic Engineering
Conference, Rochester Institute of Technology, vol. 22, no. 1, 2017.
8. S. K. Kurinec, “Silicon crystal structure.”
9. R. C. Jaeger, Introduction to Microelectronic Fabrication, 2nd ed. Prentice Hall, 2002, vol. 5.
10. A. Doolittle, “Ion implantation.” [Online]. Available:

http://alan.ece.gatech.edu/ECE6450/

Lectures/ECE6450L5-IonImplantation.pdf
11. G. J. Phelps, “Dopant ion implantation simulations in 4h-silicon carbide,” Modelling and Simulation in Materials Science and Engineering, vol. 12, no. 6, p. 1139–1146, 2004.
12. W. Ensinger, “Semiconductor processing by plasma immersion ion implantation,” Materials Science and Engineering: A, vol. 253, no. 1-2, p. 258–268, 1998.
13. Filmtronics, “Spin on diffusants,” Jul 2004. [Online]. Available: https://www.pdx.edu/pnna/
sites/www.pdx.edu.pnna/files/Spin-OnDiffusants

Catalog Version-6.pdf

66

14. “Ar coating techniques:

Thin film deposition methods,” Dec 2017. [Online]. Available:

https://www.findlight.net/blog/2017/12/15/ar-coating-techniques/
15. A. Oates and H. Reehal, “Effect of diffusion parameters on emitter formation in silicon solar cells
by proximity rapid thermal diffusion,” Materials Science in Semiconductor Processing, vol. 77, p.
83–87, 2018.
16. “Diethyl 1-propanephosphonate,” 2017. [Online]. Available:

http://www.chemicalbook.com/

ChemicalProductProperty EN CB4163228.htm
17. “Diethyl

vinylphosphonate,”

2017.

[Online].

Available:

http://www.chemicalbook.com/

ChemicalProductProperty EN CB0111791.htm
18. L. Scheres, M. Giesbers, and H. Zuilhof, “Self-assembly of organic monolayers onto hydrogenterminated silicon: 1-alkynes are better than 1-alkenes,” Langmuir, vol. 26, no. 13, p. 10924–10929,
Jun 2010.
19. “Technical data: Boe buffered oxide etchants,” 2000. [Online]. Available: http://www.smfl.rit.
edu/pdf/productinfo/productinfo General Chem BOE.pdf
20. S. Murov, “Properties of organic solvents,” 1998. [Online]. Available:

http://murov.info/

orgsolvents.htm#TABLE2
21. “Four point probe resistivity measurements.” [Online]. Available: http://pvcdrom.pveducation.
org/CHARACT/4pp.HTM
22. F. M. Smits, “Measurement of sheet resistivities with the four-point probe,” Semiconductor Devices: Pioneering Papers, p. 183–190, 1991.
23. “Sims

theory

tutorial.”

[Online].

Available:

https://www.eag.com/resources/tutorials/

sims-tutorial-theory/
24. J. P. Hofmann, M. Rohnke, and B. M. Weckhuysen, “Recent advances in secondary ion mass
spectrometry of solid acid catalysts: large zeolite crystals under bombardment,” Phys. Chem.
Chem. Phys., vol. 16, no. 12, p. 5465–5474, 2014.
25. B. E. Deal and M. Sklar, “Thermal oxidation of heavily doped silicon,” Journal of The Electrochemical Society, vol. 112, no. 4, p. 430, 1965.

67

26. K. Saraswat. Shallow junctions: Contacts. [Online]. Available: https://web.stanford.edu/class/
ee311/NOTES/Ohmic Contacts Slides.pdf
27. ——. Silicides. [Online]. Available: https://web.stanford.edu/class/ee311/NOTES/Silicides.pdf
28. S. K. Kurinec, Semiconductor Physics and Devices: Summary Sheet. Microelectronic Engineering
@ RIT, 2018.
29. ——, “Metal oxide semiconductor field effect transistors,” Encyclopedia of Advanced Materials, p.
5461–5475, 1994.
30. A. Lupini, D. Peckys, N. D. Jonge, R. Sougrat, and S. Pennycook, “Three-dimensional aberrationcorrected scanning transmission electron microscopy for biology,” Nanotechnology in Biology and
Medicine, 2007.
31. “Transmission/scanning transmission electron microscopy.” [Online]. Available: https://www.
nrel.gov/materials-science/trans-scan.html
32. K. Williams, K. Gupta, and M. Wasilik, “Etch rates for micromachining processing - part ii,”
Journal of Microelectromechanical Systems, vol. 12, no. 6, p. 761–778, 2003.
33. F. Yesilkoy, K. Choi, S. Mittal, M. Peckerar, and M. Dagenais, “Antenna-coupled metal-insulatormetal tunneling diode for energy harvesting,” IEEE Photonic Society 24th Annual Meeting, 2011.
34. S. Zhang, L. Wang, C. Xu, D. Li, L. Chen, and D. Yang, “Fabrication of ni-nio-cu metal-insulatormetal tunnel diodes via anodic aluminum oxide templates,” ECS Solid State Letters, vol. 2, no. 1,
2012.

68

